The following Listing of Claims will replace all prior versions, and listings, of claims in the application.

LISTING OF CLAIMS:

1. (Original) A data conversion system wherein one of first and second nodes on an IEEE1394 bus serves as a cycle master, first data is transferred from the first node to the second node in synchronism with a cycle start packet output from the cycle master, and second data generated by conversion of the first data in the second node is synchronized with an external reference signal and output, comprising:

an external synchronizing signal receiver for receiving an external reference signal provided on at least one of the first and second nodes; and

a synchronization adjustment unit for synchronizing the frequency of the cycle start packet output from the cycle master with the frequency of the reference signal received by the external synchronizing signal receiver.

- 2. (Original) The data conversion system according to claim 1, wherein the first node is hardware comprising a 1394OHCI compliant IEEE1394 interface for outputting a video signal in DV format as first data, and the second node is data conversion hardware for outputting an analog video signal or SDI video signal as second data.
- 3. (Currently Amended) The data conversion system according to either one of claim 1 or claim 2, wherein the second node comprises the external synchronizing signal receiver and synchronization adjustment unit, and serves as cycle master for data transfer.
- 4. (Currently Amended) The data conversion system according to either one of claim 1 or claim 2, wherein the first node comprises the synchronization adjustment unit, the second node comprises the external synchronizing signal receiver and synchronization adjustment unit, and the cycle start packet frequency is synchronized

New-(National Phase of PCT/JP2003/011949) Preliminary Amendment

with the frequency of the reference signal received by the external synchronizing signal receiver by means of the synchronization adjustment unit of the node that serves as cycle master.

- 5. (Original) The data conversion system according to claim 4, wherein when the first node serves as cycle master, the reference signal received by the external synchronizing signal receiver of the second node is transmitted from the second node to the first node by asynchronous transfer of the IEEE1394 interface.
- 6. (Original) The data conversion system according to claim 4, comprising a dedicated synchronization signal line for transmitting the reference signal received by the external synchronizing signal receiver of the second node from the second node to the first node when the first node serves as cycle master.
- 7. (Currently Amended) The data conversion system according to either one of claim 1 or claim 2, wherein the first node comprises the external synchronizing signal receiver and synchronization adjustment unit, and serves as cycle master for data transfer.